

PATENT

What is claimed is:

- 1 1. An integrated circuit structure comprising:
 - 2 a plastic substrate;
 - 3 a layer of silicon dioxide or silicon nitride having a thickness such that little
4 or no differential strain between the substrate and said layer occurs in the normal
5 operating temperature range of said integrated circuit;
 - 6 an antenna conductor which is bonded onto, integrated onto or printed onto
7 said substrate and having two conductive pads or other conductive terminal areas
8 where electrical connection to said antenna may be made;
 - 9 an RFID tag or smart card transceiver integrated circuit integrated on said
10 substrate so as to have RF input/output terminals which are electrically coupled to
11 said terminal areas of said antenna.
- 1 2. An integrated circuit structure comprising:
 - 2 a plastic substrate;
 - 3 a layer of silicon dioxide or silicon nitride having a thickness such that little
4 or no differential strain between the substrate and said layer occurs in the normal
5 operating temperature range of said integrated circuit;
 - 6 an RFID tag or smart card transceiver integrated circuit integrated on said
7 substrate on top of said layer of silicon dioxide or silicon nitride so as to have RF
8 input/output terminals, and having a layer of insulating material formed over said
9 integrated circuit;
 - 10 an antenna conductor which is bonded onto, integrated onto or printed onto
11 said insulating layer covering said integrated circuit so as to make electrical
12 connection with said RF input/output terminals.
- 1 3. An integrated circuit structure comprising:
 - 2 a first plastic or glass or plastic laminated to glass substrate;

PATENT

3 a layer of silicon dioxide or silicon nitride having a thickness such that little
4 or no differential strain between the substrate and said layer occurs in the normal
5 operating temperature range of said integrated circuit;

6 an antenna conductor which is bonded onto, integrated onto or printed onto
7 said substrate and having two conductive pads or other conductive terminal areas
8 where electrical connection to said antenna may be made;

9 an RFID tag or smart card transceiver integrated circuit integrated as one of a
10 very large number of said integrated circuits on a large second plastic or glass
11 substrate using flat panel display manufacturing equipment, said integrated circuit
12 being cut from said second plastic or glass substrate and bonded or otherwise
13 attached to said first plastic substrate and having RF input/output terminals; and

14 wires connected in any way between said RF input/output terminals of said
15 integrated circuit and said terminal areas of said antenna.

1 4. A process of making a large number of integrated circuits on a large plastic or
2 glass or plastic laminated to glass substrate comprising:

3 selecting a plastic or glass or plastic laminated to glass substrate having a
4 large size which is compatible with the substrate size capacity of flat panel display
5 manufacturing machines to be used to do the subsequent deposition, photolithography,
6 etching and laser crystallization and annealing steps necessary to form an integrated
7 circuit thereon;

8 depositing a layer of insulating material which has a thickness and Young's
9 Modulus which are selected in light of the thickness and Young's Modulus of said
10 substrate so as to reduce differential strain at anticipated operating temperatures so
11 as to eliminate or reduce reliability problems using processing steps performed at
12 temperatures or in a manner which will not exceed the glass transition temperature
13 of said substrate and using chemicals which will not chemically attack or otherwise
14 damage said substrate;

15 forming an antenna with one or more terminals on said layer of insulating
16 material using processing steps performed at temperatures or in a manner which

PATENT

17 will not exceed the glass transition temperature of said substrate and using
18 chemicals which will not chemically attack or otherwise damage said substrate;
19 using flat panel display manufacturing machines to deposit a layer of
20 insulating material over said antenna and to do the insulation, metal and
21 semiconductor deposition steps, and the photolithography, etching and pulsed laser
22 crystallization and annealing steps necessary to form an integrated circuit of a
23 desired functionality directly on said substrate so as to RF input/output terminals in
24 electrical contact with said one or more antenna terminals, all said processing steps
25 performed at temperatures or in a manner which will not exceed the glass transition
26 temperature of said substrate and using chemicals which will not chemically attack
27 or otherwise damage said substrate.

1 5. A process of making a large number of integrated circuits on a large substrate
2 comprising:

3 selecting a first plastic or glass or plastic laminated to glass substrate having
4 a large size which is compatible with the substrate size capacity of flat panel display
5 manufacturing machines to be used to do the subsequent deposition, photolithography,
6 etching steps needed to form an antenna or compatible with the substrate size
7 capacity that can be processed by a silk screen printer to print an antenna;

8 depositing a layer of insulating material which has a thickness and Young's
9 Modulus which are selected in light of the thickness and Young's Modulus of said
10 substrate so as to reduce differential strain at anticipated operating temperatures so
11 as to eliminate or reduce reliability problems using a process which will not melt,
12 warp, deform, chemically attack or otherwise damage said first substrate;

13 using a flat panel display manufacturing machine or silk screen printer to
14 form a plurality of antennas at a plurality of locations on said first substrate with
15 one or more terminals on said layer of insulating material using deposition,
16 photolithography, etching or printing processes which will not melt, warp, deform,
17 chemically attack or otherwise damage said first substrate;

18 dicing said first substrate up into many individual substrates, each with its
19 own antenna formed thereon;

PATENT

20 selecting a second plastic or glass or plastic laminated to glass substrate
21 having a large size which is compatible with the substrate size capacity of flat panel
22 display manufacturing machines to be used to do subsequent deposition,
23 photolithography, etching and laser crystallization and annealing steps necessary to
24 form a thin film integrated circuit;

25 using flat panel display manufacturing machines to do the insulation, metal
26 and semiconductor deposition steps, and the photolithography, etching and pulsed
27 laser crystallization and annealing steps necessary to form an integrated circuit of a
28 desired functionality on said second substrate so as to RF input/output terminals, all
29 said processing steps performed at temperatures or in a manner which will not
30 exceed the glass transition temperature of said second substrate and using chemicals
31 which will not chemically attack or otherwise damage said second substrate;

32 dicing said second substrate up into many integrated circuits and bonding or
33 otherwise attaching each functional integrated circuit to one of said individual plastic
34 substrates cut from said first substrate; and

35 wire bonding wires to connect said RF input/output terminals of said
36 integrated circuit to said one or more terminals of said antenna on said individual
37 first substrate.

1 6. A process of making a large number of integrated EEPROM cells on a large
2 substrate comprising:

3 selecting a plastic or plastic laminated to glass substrate having a large size
4 which is compatible with the substrate size capacity of flat panel display
5 manufacturing machines to be used to do the subsequent deposition, photolithography,
6 etching and laser crystallization and annealing steps necessary to form said EEPROM
7 cells thereon;

8 depositing a layer of insulating material which has a thickness and Young's
9 Modulus which are selected in light of the thickness and Young's Modulus of said
10 substrate so as to reduce differential strain at anticipated operating temperatures so
11 as to eliminate or reduce reliability problems using processing steps performed at
12 temperatures or in a manner which will not exceed the glass transition temperature

PATENT

13 of said plastic substrate and using chemicals which will not chemically attack or
14 otherwise damage said plastic substrate;

15 using flat panel display manufacturing machines to do the insulation, metal
16 and semiconductor deposition steps, and the photolithography, etching and pulsed
17 laser crystallization and annealing steps necessary to form a plurality of EEPROM
18 memory cells directly on said plastic substrate, all said processing steps performed
19 at temperatures or in a manner which will not exceed the glass transition
20 temperature of said plastic substrate and using chemicals which will not chemically
21 attack or otherwise damage said plastic substrate.

1
2 7. A process for manufacturing an integrated circuit including MOS transistors and
3 EEPROM cells on a substrate comprising:

4 selecting a plastic or plastic laminated to glass substrate having a large size
5 which is compatible with the substrate size capacity of flat panel display
6 manufacturing machines to be used to do the subsequent deposition, photolithography,
7 etching and laser crystallization and annealing steps necessary to form said
8 integrated circuit thereon;

9 using flat panel display manufacturing machines to perform the following
10 steps:

11 depositing a layer of insulating material which has a thickness and
12 Young's Modulus which are selected in light of the thickness and Young's
13 Modulus of said substrate so as to reduce differential strain at anticipated
14 operating temperatures so as to eliminate or reduce reliability problems
15 using processing steps performed at temperatures or in a manner which will
16 not exceed the glass transition temperature of said substrate and using
17 chemicals which will not chemically attack or otherwise damage said
18 substrate;

19 depositing a layer of amorphous silicon which is between 10 and
20 5000 nanometers thick by sputtering or by plasma enhanced chemical vapor
21 deposition hereafter referred to as PECVD using processing steps performed
22 at temperatures or in a manner which will not exceed the glass transition

PATENT

23 temperature of said substrate and using chemicals and/or gases which will
24 not chemically attack or otherwise damage said substrate;
25 if higher mobilities or higher ON currents or lower threshold
26 voltages for MOS transistors are needed for the transistors to be formed in
27 said silicon layer than can be achieved in amorphous silicon, crystallizing said
28 silicon layer to polycrystalline or microcrystalline form by pulse annealing
29 the silicon layer with an excimer laser having a 308 nm wavelength using
30 pulse durations of 30 nanoseconds or less full width at half maximum and
31 energy density between 30-600 mJ/cm² per pulse using one or more pulses;
32 masking off areas of said integrated circuit where EEPROM cells, if
33 any, are to be formed, and depositing a layer of gate insulator by PECVD at
34 a temperature below the glass transition temperature of said substrate, said
35 layer having a thickness suitable for thin film metal-oxide-semiconductor
36 transistor device operation, typically between 20-500 nanometers thick;
37 masking off areas where MOS transistors are being formed to expose
38 areas where EEPROM memory cells are to be formed and depositing one or
39 more layers of gate insulator to form an insulation layer that is to lie below
40 the floating gate, the thickness and materials selected for said one or more
41 layers of gate insulator being such as to achieve Fowler-Noordheim
42 tunnelling to the floating gate from a channel region at whatever
43 programming voltage can be achieved on said integrated circuit, said
44 deposition being accomplished by PECVD at a temperature below the glass
45 transition temperature of said substrate;
46 depositing a layer of gate conductor, typically metal or silicides by
47 physical vapor deposition (hereafter PVD), chemical vapor deposition
48 (hereafter CVD), PECVD, evaporation or sputtering or some other suitable
49 process to form a control gate at the MOS transistor locations and a floating
50 gate at the EEPROM cell locations, said deposition being accomplished at a
51 temperature below the glass transition temperature of said substrate;
52 masking off locations where MOS transistors are being formed to leave
53 exposed only locations where EEPROM cells are being formed, and depositing a

PATENT

54 layer of intergate insulator from which will be formed the insulation layer
55 between the floating gate and the control gate of each EEPROM cell, said
56 deposition being accomplished by PECVD or some other process which will
57 form an insulator of high enough quality to prevent charge leakage from said
58 floating gate and at a temperature below the glass transition temperature of
59 said substrate;

60 masking off locations where MOS transistors are being formed to leave
61 exposed only locations where EEPROM cells are being formed, and depositing a
62 layer of metal or silicide from which the control gate of all EEPROM cells is
63 to be formed, said deposition being by PVD, CVD, PECVD, evaporation or
64 sputtering or some other suitable process and accomplished at a temperature
65 below the glass transition temperature of said substrate;

66 performing the necessary photolithographic etching to define the gate
67 islands at both said MOS transistor and EEPROM cell locations, said
68 photolithographic etching being accomplished at temperatures below the glass
69 transition temperature of said substrate and using chemicals and/or gases
70 which will not attack or otherwise damage said substrate;

71 doping the source and drain regions of all said MOS transistors and
72 EEPROM cells using the Gas Immersion Laser Doping process or any other
73 suitable doping process which can dope said source and drain regions to
74 suitable conductivity and which crystallizes said amorphous silicon by pulsed
75 laser annealing and which can be accomplished at a temperature below the
76 glass transition temperature of said substrate and using chemicals and/or
77 gases which will not attack or otherwise damage said substrate;

78 photolithographically etching to define the lateral extents of each thin
79 film transistor island at each MOS transistor and EEPROM cell, said
80 photolithographic etching being accomplished at temperatures below the glass
81 transition temperature of said substrate and using chemicals and/or gases
82 which will not attack or otherwise damage said substrate;

83 depositing an insulation layer over all MOS transistors and EEPROM
84 cells and etching vias therethrough for source, drain and control gate contacts

PATENT

85 at all MOS transistor and EEPROM cell locations, said deposition being
86 accomplished at temperatures below the glass transition temperature of said
87 substrate and using chemicals and/or gases which will not attack or
88 otherwise damage said substrate;

89 depositing a layer of contact metallization conductor to fill said via
90 holes and cover each MOS transistors and EEPROM cell location and the spaces
91 therebetween, and photolithographically etching the conductor layer to form a
92 contact metallization to connect all the MOS transistors and EEPROM cells
93 together to form the desired integrated circuit functionality.

1 8. The process of claim 7 wherein said integrated circuit is an RFID tag transceiver,
2 a smart card or a toy controller and further comprising the steps of etching said contact
3 metallization conductor layer appropriately to form RF input/output terminals, and further
4 comprising the step of printing or photolithographically forming a conductive antenna on
5 said substrate so as to make electrical contact with said RF input/output terminals.

1 9. A process for manufacturing an integrated circuit including MOS transistors and
2 ROM cells on a substrate comprising:

3 selecting a plastic or plastic laminated to glass substrate having a large size
4 which is compatible with the substrate size capacity of flat panel display
5 manufacturing machines to be used to do the subsequent deposition, photolithography,
6 etching and laser crystallization and annealing steps necessary to form said
7 integrated circuit thereon;

8 using flat panel display manufacturing machines to perform the following
9 steps:

10 depositing a layer of insulating material which has a thickness and
11 Young's Modulus which are selected in light of the thickness and Young's
12 Modulus of said substrate so as to reduce differential strain at anticipated
13 operating temperatures so as to eliminate or reduce reliability problems
14 using processing steps performed at temperatures or in a manner which will
15 not exceed the glass transition temperature of said substrate and using

PATENT

16 chemicals which will not chemically attack or otherwise damage said
17 substrate;

18 depositing a layer of amorphous silicon which is between 10 and 500
19 nanometers thick by sputtering or by plasma enhanced chemical vapor
20 deposition hereafter referred to as PECVD using processing steps performed
21 at temperatures or in a manner which will not exceed the glass transition
22 temperature of said substrate and using chemicals and/or gases which will
23 not chemically attack or otherwise damage said substrate;

24 if higher mobilities or higher ON currents or lower threshold
25 voltages for MOS transistors are needed for the transistors to be formed in
26 said silicon layer than can be achieved in amorphous silicon, crystallizing said
27 silicon layer to polycrystalline or microcrystalline form by pulse annealing
28 the silicon layer with an excimer laser having a 308 nm wavelength using
29 pulse durations of 30 nanoseconds or less full width at half maximum and
30 energy density between 30-600 mJ/cm² per pulse using one or more pulses;

31 masking off areas of said integrated circuit where ROM cells, if any,
32 are to be formed, and depositing a layer of gate insulator by PECVD at a
33 temperature below the glass transition temperature of said substrate, said
34 layer having a thickness suitable for thin film metal-oxide-semiconductor
35 transistor device operation, typically between 20-500 nanometers thick;

36 masking off areas where MOS transistors are being formed to expose
37 areas where ROM memory cells are to be formed and depositing one or more
38 layers of gate insulator to form an insulation layer that is to lie below the
39 floating gate, the thickness and materials selected for said one or more layers
40 of gate insulator being such as to achieve Fowler-Noordheim tunnelling to the
41 floating gate from a channel region at whatever programming voltage can be
42 achieved on said integrated circuit, said deposition being accomplished by
43 PECVD at a temperature below the glass transition temperature of said
44 substrate;

45 depositing a layer of gate conductor, typically metal or silicides by
46 physical vapor deposition (hereafter PVD), chemical vapor deposition

PATENT

47 (hereafter CVD), PECVD, evaporation or sputtering or some other suitable
48 process to form a control gate at the MOS transistor locations and a floating
49 gate at the ROM cell locations, said deposition being accomplished at a
50 temperature below the glass transition temperature of said substrate;

51 masking off locations where MOS transistors are being formed to leave
52 exposed only locations where ROM cells are being formed, and depositing a
53 layer of intergate insulator from which will be formed the insulation layer
54 between the floating gate and the control gate of each ROM cell, said deposition
55 being accomplished by PECVD or some other process which will form an
56 insulator of high enough quality to prevent charge leakage from said floating
57 gate and at a temperature below the glass transition temperature of said
58 substrate;

59 masking off locations where MOS transistors are being formed to leave
60 exposed only locations where ROM cells are being formed, and depositing a
61 layer of metal or silicide from which the control gate of all ROM cells is to be
62 formed, said deposition being by PVD, CVD, PECVD, evaporation or sputtering
63 or some other suitable process and accomplished at a temperature below the
64 glass transition temperature of said substrate;

65 performing the necessary photolithographic etching to define the gate
66 islands at both said MOS transistor and ROM cell locations, said
67 photolithographic etching being accomplished at temperatures below the glass
68 transition temperature of said substrate and using chemicals and/or gases
69 which will not attack or otherwise damage said substrate;

70 doping the source and drain regions of all said MOS transistors and
71 ROM cells using the Gas Immersion Laser Doping process or any other
72 suitable doping process which can dope said source and drain regions to
73 suitable conductivity and which crystallizes said amorphous silicon by pulsed
74 laser annealing and which can be accomplished at a temperature below the
75 glass transition temperature of said substrate and using chemicals and/or
76 gases which will not attack or otherwise damage said substrate;

PATENT

77 photolithographically etching to define the lateral extents of each thin
78 film transistor island at each MOS transistor and ROM cell, said
79 photolithographic etching being accomplished at temperatures below the glass
80 transition temperature of said substrate and using chemicals and/or gases
81 which will not attack or otherwise damage said substrate;

82 depositing an insulation layer over all MOS transistors and ROM cells
83 and etching vias therethrough for source, drain and control gate contacts at
84 all MOS transistor and ROM cell locations, said deposition being accomplished
85 at temperatures below the glass transition temperature of said substrate and
86 using chemicals and/or gases which will not attack or otherwise damage said
87 substrate;

88 depositing a layer of contact metallization conductor to fill said via
89 holes and cover each MOS transistors and ROM cell location and the spaces
90 therebetween, and photolithographically etching the conductor layer to form a
91 contact metallization to connect all the MOS transistors and ROM cells
92 together to form the desired integrated circuit functionality.

1 10. A process for manufacturing an integrated circuit with MOS and EEPROM cells
2 formed over an antenna on a substrate comprising:

3 selecting a plastic or plastic laminated to glass substrate having a large size
4 which is compatible with the substrate size capacity of flat panel display
5 manufacturing machines to be used to do the subsequent deposition, photolithography,
6 etching and laser crystallization and annealing steps necessary to form said
7 integrated circuit thereon;

8 using flat panel display manufacturing machines to perform the following
9 steps:

10 depositing a layer of insulating material which has a thickness and
11 Young's Modulus which are selected in light of the thickness and Young's
12 Modulus of said substrate so as to reduce differential strain at anticipated
13 operating temperatures so as to eliminate or reduce reliability problems
14 using processing steps performed at temperatures or in a manner which will

PATENT

15 not exceed the glass transition temperature of said substrate and using
16 chemicals which will not chemically attack or otherwise damage said
17 substrate;

18
19 forming an antenna with one or more terminals on said layer of insulating
20 material deposited in the previous step at a plurality of locations on said substrate
21 by any prior art process such as silk screening or deposition and photolithographic
22 etching accomplished at temperatures below the glass transition temperature of said
23 substrate and using chemicals and/or gases that will not attack or otherwise damage
24 said substrate;

25
26 using flat panel display manufacturing machines to perform the following steps:
27

28 depositing a layer of pad contact conductor such as metal or silicides
29 by physical vapor deposition (hereafter PVD), chemical vapor deposition
30 (hereafter CVD), PECVD, evaporation or sputtering or some other suitable
31 process and photolithographically etching to form lead line conductors from
32 each antenna terminal to the locations where RF input/output terminals of
33 each corresponding integrated circuit will be formed, said deposition being
34 accomplished at a temperature below the glass transition temperature of said
35 substrate;

36 depositing a layer of insulator over all MOS transistor and EEPROM
37 cell locations and etching to form vias through said insulation layer where
38 source and drain contacts are to be formed, said deposition being accomplished
39 by PECVD or some other process which will form an insulator of high enough
40 quality and at a temperature below the glass transition temperature of said
41 substrate using chemicals and/or gases which will not attack or otherwise
42 damage said substrate;

43 depositing a layer of contact metallization conductor such as metal or
44 silicides by physical vapor deposition (hereafter PVD), chemical vapor
45 deposition (hereafter CVD), PECVD, evaporation or sputtering or some other
 suitable process and photolithographically etching to form lead line

PATENT

46 conductors to make all necessary source and drain connections from each MOS
47 transistor or EEPROM cell to other devices needed to establish at least part of
48 the connections needed for the functionality of the integrated circuit being
49 formed, said deposition being accomplished at a temperature below the glass
50 transition temperature of said substrate;

51 depositing a layer of amorphous silicon which is between 10 and
52 5000 nanometers thick by sputtering or by plasma enhanced chemical vapor
53 deposition hereafter referred to as PECVD using processing steps performed
54 at temperatures or in a manner which will not exceed the glass transition
55 temperature of said substrate and using chemicals and/or gases which will
56 not chemically attack or otherwise damage said substrate;

57 if higher mobilities or higher ON currents or lower threshold
58 voltages for MOS transistors are needed for the transistors to be formed in
59 said silicon layer than can be achieved in amorphous silicon, crystallizing said
60 silicon layer to polycrystalline or microcrystalline form by pulse annealing
61 the silicon layer with an excimer laser having a 308 nm wavelength using
62 pulse durations of 30 nanoseconds or less full width at half maximum and
63 energy density between 30-600 mJ/cm² per pulse using one or more pulses;

64 masking off areas of said integrated circuit where EEPROM cells, if
65 any, are to be formed, and depositing a layer of gate insulator by PECVD at a
66 temperature below the glass transition temperature of said substrate, said
67 layer having a thickness suitable for thin film metal-oxide-semiconductor
68 transistor device operation, typically between 20-500 nanometers thick;

69 masking off areas where MOS transistors are being formed to expose
70 areas where EEPROM memory cells are to be formed and depositing one or
71 more layers of gate insulator to form an insulation layer that is to lie below
72 the floating gate, the thickness and materials selected for said one or more
73 layers of gate insulator being such as to achieve Fowler-Noordheim
74 tunnelling to the floating gate from a channel region at whatever
75 programming voltage can be achieved on said integrated circuit, said

PATENT

76 deposition being accomplished by PECVD at a temperature below the glass
77 transition temperature of said substrate;
78 depositing a layer of gate conductor, typically metal or silicides by
79 physical vapor deposition (hereafter PVD), chemical vapor deposition
80 (hereafter CVD), PECVD, evaporation or sputtering or some other suitable
81 process to form a control gate at the MOS transistor locations and a floating
82 gate at the EEPROM cell locations, said deposition being accomplished at a
83 temperature below the glass transition temperature of said substrate;
84 masking off locations where MOS transistors are being formed to leave
85 exposed only locations where EEPROM cells are being formed, and depositing a
86 layer of intergate insulator from which will be formed the insulation layer
87 between the floating gate and the control gate of each EEPROM cell, said
88 deposition being accomplished by PECVD or some other process which will
89 form an insulator of high enough quality to prevent charge leakage from said
90 floating gate and at a temperature below the glass transition temperature of
91 said substrate;
92 masking off locations where MOS transistors are being formed to leave
93 exposed only locations where EEPROM cells are being formed, and depositing a
94 layer of metal or silicide from which the control gate of all EEPROM cells is
95 to be formed, said deposition being by PVD, CVD, PECVD, evaporation or
96 sputtering or some other suitable process and accomplished at a temperature
97 below the glass transition temperature of said substrate;
98 performing the necessary photolithographic etching to define the gate
99 islands at both said MOS transistor and EEPROM cell locations, said
100 photolithographic etching being accomplished at temperatures below the glass
101 transition temperature of said substrate and using chemicals and/or gases
102 which will not attach or otherwise damage said substrate;
103 doping the source and drain regions of all said MOS transistors and
104 EEPROM cells using the Gas Immersion Laser Doping process or any other
105 suitable doping process which can dope said source and drain regions to
106 suitable conductivity and which crystallizes said amorphous silicon by pulsed

PATENT

107 laser annealing and which can be accomplished at a temperature below the
108 glass transition temperature of said substrate and using chemicals and/or
109 gases which will not attack or otherwise damage said substrate;

110 photolithographically etching to define the lateral extents of each thin
111 film transistor island at each MOS transistor and EEPROM cell, said
112 photolithographic etching being accomplished at temperatures below the glass
113 transition temperature of said substrate and using chemicals and/or gases
114 which will not attack or otherwise damage said substrate;

115 depositing an insulation layer over all MOS transistors and EEPROM
116 cells and etching vias therethrough for control gate contacts at all MOS
117 transistor and EEPROM cell locations, said deposition being accomplished at
118 temperatures below the glass transition temperature of said substrate and
119 using chemicals and/or gases which will not attack or otherwise damage said
120 substrate;

121 depositing a layer of contact metallization conductor to fill said via
122 holes and cover each MOS transistors and EEPROM cell location and the spaces
123 therebetween, and photolithographically etching the conductor layer to form a
124 contact metallization to connect all the control gates of all MOS transistors
125 and EEPROM cells to other nodes in the circuit to form the rest of the
126 connections necessary to form a desired integrated circuit functionality.

1 11. A process for manufacturing an integrated circuit with MOS and ROM cells
2 formed over an antenna on a substrate comprising:

3 selecting a plastic or plastic laminated to glass substrate having a large size
4 which is compatible with the substrate size capacity of flat panel display
5 manufacturing machines to be used to do the subsequent deposition, photolithography,
6 etching and laser crystallization and annealing steps necessary to form said
7 integrated circuit thereon;

8 using flat panel display manufacturing machines to perform the following
9 steps:

PATENT

10 depositing a layer of insulating material which has a thickness and
11 Young's Modulus which are selected in light of the thickness and Young's
12 Modulus of said substrate so as to reduce differential strain at anticipated
13 operating temperatures so as to eliminate or reduce reliability problems
14 using processing steps performed at temperatures or in a manner which will
15 not exceed the glass transition temperature of said substrate and using
16 chemicals which will not chemically attack or otherwise damage said
17 substrate;

18
19 forming an antenna with one or more terminals on said layer of insulating
20 material deposited in the previous step at a plurality of locations on said substrate
21 by any prior art process such as silk screening or deposition and photolithographic
22 etching accomplished at temperatures below the glass transition temperature of said
23 substrate and using chemicals and/or gases that will not attack or otherwise damage
24 said substrate;

25
26 using flat panel display manufacturing machines to perform the following steps:

27 depositing a layer of pad contact conductor such as metal or silicides
28 by physical vapor deposition (hereafter PVD), chemical vapor deposition
29 (hereafter CVD), PECVD, evaporation or sputtering or some other suitable
30 process and photolithographically etching to form lead line conductors from
31 each antenna terminal to the locations where RF input/output terminals of
32 each corresponding integrated circuit will be formed, said deposition being
33 accomplished at a temperature below the glass transition temperature of said
34 substrate;

35 depositing a layer of insulator over all MOS transistor and ROM cell
36 locations and etching to form vias through said insulation layer where source
37 and drain contacts are to be formed, said deposition being accomplished by
38 PECVD or some other process which will form an insulator of high enough
39 quality and at a temperature below the glass transition temperature of said

PATENT

40 substrate using chemicals and/or gases which will not attack or otherwise
41 damage said substrate;

42 depositing a layer of contact metallization conductor such as metal or
43 silicides by physical vapor deposition (hereafter PVD), chemical vapor
44 deposition (hereafter CVD), PECVD, evaporation or sputtering or some other
45 suitable process and photolithographically etching to form lead line
46 conductors to make all necessary source and drain connections from each MOS
47 transistor or ROM cell to other devices needed to establish at least part of the
48 connections needed for the functionality of the integrated circuit being
49 formed, said deposition being accomplished at a temperature below the glass
50 transition temperature of said substrate;

51 depositing a layer of amorphous silicon which is between 10 and
52 5000 nanometers thick by sputtering or by plasma enhanced chemical vapor
53 deposition hereafter referred to as PECVD using processing steps performed
54 at temperatures or in a manner which will not exceed the glass transition
55 temperature of said substrate and using chemicals and/or gases which will
56 not chemically attack or otherwise damage said substrate;

57 if higher mobilities or higher ON currents or lower threshold
58 voltages for MOS transistors are needed for the transistors to be formed in
59 said silicon layer than can be achieved in amorphous silicon, crystallizing said
60 silicon layer to polycrystalline or microcrystalline form by pulse annealing
61 the silicon layer with an excimer laser having a 308 nm wavelength using
62 pulse durations of 30 nanoseconds or less full width at half maximum and
63 energy density between 30-600 mJ/cm² per pulse using one or more pulses;

64 masking off areas of said integrated circuit where ROM cells, if any,
65 are to be formed, and depositing a layer of gate insulator by PECVD at a
66 temperature below the glass transition temperature of said substrate, said
67 layer having a thickness suitable for thin film metal-oxide-semiconductor
68 transistor device operation, typically between 20-500 nanometers thick;

69 masking off areas where MOS transistors are being formed to expose
70 areas where ROM memory cells are to be formed and depositing one or more

PATENT

71 layers of gate insulator to form an insulation layer that is to lie below the
72 floating gate, the thickness and materials selected for said one or more layers
73 of gate insulator being such as to achieve Fowler-Noordheim tunnelling to the
74 floating gate from a channel region at whatever programming voltage can be
75 achieved on said integrated circuit, said deposition being accomplished by
76 PECVD at a temperature below the glass transition temperature of said
77 substrate;

78 depositing a layer of gate conductor, typically metal or silicides by
79 physical vapor deposition (hereafter PVD), chemical vapor deposition
80 (hereafter CVD), PECVD, evaporation or sputtering or some other suitable
81 process to form a control gate at the MOS transistor locations and a floating
82 gate at the ROM cell locations, said deposition being accomplished at a
83 temperature below the glass transition temperature of said substrate;

84 masking off locations where MOS transistors are being formed to leave
85 exposed only locations where ROM cells are being formed, and depositing a
86 layer of intergate insulator from which will be formed the insulation layer
87 between the floating gate and the control gate of each ROM cell, said deposition
88 being accomplished by PECVD or some other process which will form an
89 insulator of high enough quality to prevent charge leakage from said floating
90 gate and at a temperature below the glass transition temperature of said
91 substrate;

92 masking off locations where MOS transistors are being formed to leave
93 exposed only locations where ROM cells are being formed, and depositing a
94 layer of metal or silicide from which the control gate of all ROM cells is to be
95 formed, said deposition being by PVD, CVD, PECVD, evaporation or sputtering
96 or some other suitable process and accomplished at a temperature below the
97 glass transition temperature of said substrate;

98 performing the necessary photolithographic etching to define the gate
99 islands at both said MOS transistor and ROM cell locations, said
100 photolithographic etching being accomplished at temperatures below the glass

PATENT

PATENT

101 transition temperature of said substrate and using chemicals and/or gases
102 which will not attack or otherwise damage said substrate;
103 doping the source and drain regions of all said MOS transistors and
104 ROM cells using the Gas Immersion Laser Doping process or any other
105 suitable doping process which can dope said source and drain regions to
106 suitable conductivity and which crystallizes said amorphous silicon by pulsed
107 laser annealing and which can be accomplished at a temperature below the
108 glass transition temperature of said substrate and using chemicals and/or
109 gases which will not attack or otherwise damage said substrate;
110 photolithographically etching to define the lateral extents of each thin
111 film transistor island at each MOS transistor and ROM cell, said
112 photolithographic etching being accomplished at temperatures below the glass
113 transition temperature of said substrate and using chemicals and/or gases
114 which will not attack or otherwise damage said substrate;
115 depositing an insulation layer over all MOS transistors and ROM cells
116 and etching vias therethrough for control gate contacts at all MOS transistor
117 and ROM cell locations, said deposition being accomplished at temperatures
118 below the glass transition temperature of said substrate and using chemicals
119 and/or gases which will not attack or otherwise damage said substrate;
120 depositing a layer of contact metallization conductor to fill said via
121 holes and cover each MOS transistors and ROM cell location and the spaces
122 therebetween, and photolithographically etching the conductor layer to form a
123 contact metallization to connect all the control gates of all MOS transistors
124 and ROM cells to other nodes in the circuit to form the rest of the connections
125 necessary to form a desired integrated circuit functionality.

192 12. A process of making a large number of integrated EEPROM or ROM or static RAM
193 cells on a large substrate comprising:
194 selecting a glass substrate having a large size which is compatible with the
195 substrate size capacity of flat panel display manufacturing machines to be used to do

PATENT

196 the subsequent deposition, photolithography, etching and laser crystallization and
197 annealing steps necessary to form said EEPROM or ROM or static RAM cells thereon;
198 using flat panel display manufacturing machines to do the insulation, metal
199 and semiconductor deposition steps, and the photolithography, etching and pulsed
200 laser crystallization and annealing steps necessary to form a plurality of EEPROM or
201 ROM or static RAM memory cells directly on said glass substrate, all said processing
202 steps performed at temperatures or in a manner which will not exceed the glass
203 transition temperature of said substrate and using chemicals which will not
204 chemically attack or otherwise damage said substrate.

1 13. A process for manufacturing an integrated circuit including MOS transistors and
2 EEPROM cells on a substrate comprising:

3 selecting a glass substrate having a large size which is compatible with the
4 substrate size capacity of flat panel display manufacturing machines to be used to do
5 the subsequent deposition, photolithography, etching and laser crystallization and
6 annealing steps necessary to form said integrated circuit thereon;

7 using flat panel display manufacturing machines to perform the following
8 steps:

9 depositing a layer of insulating material using processing steps
10 performed at temperatures or in a manner which will not exceed the glass
11 transition temperature of said substrate and using chemicals which will not
12 chemically attack or otherwise damage said substrate;

13 depositing a layer of amorphous silicon which is between 10 and
14 5000 nanometers thick by sputtering or by plasma enhanced chemical vapor
15 deposition hereafter referred to as PECVD using processing steps performed
16 at temperatures or in a manner which will not exceed the glass transition
17 temperature of said substrate and using chemicals and/or gases which will
18 not chemically attack or otherwise damage said substrate;

19 if higher mobilities or higher ON currents or lower threshold
20 voltages for MOS transistors are needed for the transistors to be formed in
21 said silicon layer than can be achieved in amorphous silicon, crystallizing said

PATENT

22 silicon layer to polycrystalline or microcrystalline form by pulse annealing
23 the silicon layer with an excimer laser having a 308 nm wavelength using
24 pulse durations of 30 nanoseconds or less full width at half maximum and
25 energy density between 30-600 mJ/cm² per pulse using one or more pulses;
26 masking off areas of said integrated circuit where EEPROM cells, if
27 any, are to be formed, and depositing a layer of gate insulator by PECVD at
28 a temperature below the glass transition temperature of said substrate, said
29 layer having a thickness suitable for thin film metal-oxide-semiconductor
30 transistor device operation, typically between 20-500 nanometers thick;
31 masking off areas where MOS transistors are being formed to expose
32 areas where EEPROM memory cells are to be formed and depositing one or
33 more layers of gate insulator to form an insulation layer that is to lie below
34 the floating gate, the thickness and materials selected for said one or more
35 layers of gate insulator being such as to achieve Fowler-Noordheim
36 tunnelling to the floating gate from a channel region at whatever
37 programming voltage can be achieved on said integrated circuit, said
38 deposition being accomplished by PECVD at a temperature below the glass
39 transition temperature of said substrate;
40 depositing a layer of gate conductor, typically metal or silicides by
41 physical vapor deposition (hereafter PVD), chemical vapor deposition
42 (hereafter CVD), PECVD, evaporation or sputtering or some other suitable
43 process to form a control gate at the MOS transistor locations and a floating
44 gate at the EEPROM cell locations, said deposition being accomplished at a
45 temperature below the glass transition temperature of said substrate;
46 masking off locations where MOS transistors are being formed to leave
47 exposed only locations where EEPROM cells are being formed, and depositing a
48 layer of intergate insulator from which will be formed the insulation layer
49 between the floating gate and the control gate of each EEPROM cell, said
50 deposition being accomplished by PECVD or some other process which will
51 form an insulator of high enough quality to prevent charge leakage from said

PATENT

52 floating gate and at a temperature below the glass transition temperature of
53 said substrate;

54 masking off locations where MOS transistors are being formed to leave
55 exposed only locations where EEPROM cells are being formed, and depositing a
56 layer of metal or silicide from which the control gate of all EEPROM cells is
57 to be formed, said deposition being by PVD, CVD, PECVD, evaporation or
58 sputtering or some other suitable process and accomplished at a temperature
59 below the glass transition temperature of said substrate;

60 performing the necessary photolithographic etching to define the gate
61 islands at both said MOS transistor and EEPROM cell locations, said
62 photolithographic etching being accomplished at temperatures below the glass
63 transition temperature of said substrate and using chemicals and/or gases
64 which will not attack or otherwise damage said substrate;

65 doping the source and drain regions of all said MOS transistors and
66 EEPROM cells using the Gas Immersion Laser Doping process or any other
67 suitable doping process which can dope said source and drain regions to
68 suitable conductivity and which crystallizes said amorphous silicon by pulsed
69 laser annealing and which can be accomplished at a temperature below the
70 glass transition temperature of said substrate and using chemicals and/or
71 gases which will not attack or otherwise damage said substrate;

72 photolithographically etching to define the lateral extents of each thin
73 film transistor island at each MOS transistor and EEPROM cell, said
74 photolithographic etching being accomplished at temperatures below the glass
75 transition temperature of said substrate and using chemicals and/or gases
76 which will not attack or otherwise damage said substrate;

77 depositing an insulation layer over all MOS transistors and EEPROM
78 cells and etching vias therethrough for source, drain and control gate contacts
79 at all MOS transistor and EEPROM cell locations, said deposition being
80 accomplished at temperatures below the glass transition temperature of said
81 substrate and using chemicals and/or gases which will not attack or
82 otherwise damage said substrate;

PENDING TRADE SECRET

PATENT

83 depositing a layer of contact metallization conductor to fill said via
84 holes and cover each MOS transistors and EEPROM cell location and the spaces
85 therebetween, and photolithographically etching the conductor layer to form a
86 contact metallization to connect all the MOS transistors and EEPROM cells
87 together to form the desired integrated circuit functionality.

1 14. A process for manufacturing an integrated circuit including MOS transistors and
2 ROM cells on a substrate comprising:

3 selecting a glass substrate having a large size which is compatible with the
4 substrate size capacity of flat panel display manufacturing machines to be used to do
5 the subsequent deposition, photolithography, etching and laser crystallization and
6 annealing steps necessary to form said integrated circuit thereon;

7 using flat panel display manufacturing machines to perform the following
8 steps:

9 depositing a layer of insulating material using processing steps
10 performed at temperatures or in a manner which will not exceed the glass
11 transition temperature of said substrate and using chemicals which will not
12 chemically attack or otherwise damage said substrate;

13 depositing a layer of amorphous silicon which is between 10 and 500
14 nanometers thick by sputtering or by plasma enhanced chemical vapor
15 deposition hereafter referred to as PECVD using processing steps performed
16 at temperatures or in a manner which will not exceed the glass transition
17 temperature of said substrate and using chemicals and/or gases which will
18 not chemically attack or otherwise damage said substrate;

19 if higher mobilities or higher ON currents or lower threshold
20 voltages for MOS transistors are needed for the transistors to be formed in
21 said silicon layer than can be achieved in amorphous silicon, crystallizing said
22 silicon layer to polycrystalline or microcrystalline form by pulse annealing
23 the silicon layer with an excimer laser having a 308 nm wavelength using
24 pulse durations of 30 nanoseconds or less full width at half maximum and
25 energy density between 30-600 mJ/cm² per pulse using one or more pulses;

PATENT

masking off areas of said integrated circuit where ROM cells, if any, are to be formed, and depositing a layer of gate insulator by PECVD at a temperature below the glass transition temperature of said substrate, said layer having a thickness suitable for thin film metal-oxide-semiconductor transistor device operation, typically between 20-500 nanometers thick;

masking off areas where MOS transistors are being formed to expose areas where ROM memory cells are to be formed and depositing one or more layers of gate insulator to form an insulation layer that is to lie below the floating gate, the thickness and materials selected for said one or more layers of gate insulator being such as to achieve Fowler-Noordheim tunnelling to the floating gate from a channel region at whatever programming voltage can be achieved on said integrated circuit, said deposition being accomplished by PECVD at a temperature below the glass transition temperature of said substrate;

depositing a layer of gate conductor, typically metal or silicides by physical vapor deposition (hereafter PVD), chemical vapor deposition (hereafter CVD), PECVD, evaporation or sputtering or some other suitable process to form a control gate at the MOS transistor locations and a floating gate at the ROM cell locations, said deposition being accomplished at a temperature below the glass transition temperature of said substrate;

masking off locations where MOS transistors are being formed to leave exposed only locations where ROM cells are being formed, and depositing a layer of intergate insulator from which will be formed the insulation layer between the floating gate and the control gate of each ROM cell, said deposition being accomplished by PECVD or some other process which will form an insulator of high enough quality to prevent charge leakage from said floating gate and at a temperature below the glass transition temperature of said substrate;

masking off locations where MOS transistors are being formed to leave exposed only locations where ROM cells are being formed, and depositing a layer of metal or silicide from which the control gate of all ROM cells is to be

PATENT

57 formed, said deposition being by PVD, CVD, PECVD, evaporation or sputtering
58 or some other suitable process and accomplished at a temperature below the
59 glass transition temperature of said substrate;

60 performing the necessary photolithographic etching to define the gate
61 islands at both said MOS transistor and ROM cell locations, said
62 photolithographic etching being accomplished at temperatures below the glass
63 transition temperature of said substrate and using chemicals and/or gases
64 which will not attack or otherwise damage said substrate;

65 doping the source and drain regions of all said MOS transistors and
66 ROM cells using the Gas Immersion Laser Doping process or any other
67 suitable doping process which can dope said source and drain regions to
68 suitable conductivity and which crystallizes said amorphous silicon by pulsed
69 laser annealing and which can be accomplished at a temperature below the
70 glass transition temperature of said substrate and using chemicals and/or
71 gases which will not attack or otherwise damage said substrate;

72 photolithographically etching to define the lateral extents of each thin
73 film transistor island at each MOS transistor and ROM cell, said
74 photolithographic etching being accomplished at temperatures below the glass
75 transition temperature of said substrate and using chemicals and/or gases
76 which will not attack or otherwise damage said substrate;

77 depositing an insulation layer over all MOS transistors and ROM cells
78 and etching vias therethrough for source, drain and control gate contacts at
79 all MOS transistor and ROM cell locations, said deposition being accomplished
80 at temperatures below the glass transition temperature of said substrate and
81 using chemicals and/or gases which will not attack or otherwise damage said
82 substrate;

83 depositing a layer of contact metallization conductor to fill said via
84 holes and cover each MOS transistors and ROM cell location and the spaces
85 therebetween, and photolithographically etching the conductor layer to form a
86 contact metallization to connect all the MOS transistors and ROM cells
87 together to form the desired integrated circuit functionality.

1 15. A process for manufacturing an integrated circuit with MOS and EEPROM cells
2 formed over an antenna on a substrate comprising:

3 selecting a glass substrate having a large size which is compatible with the
4 substrate size capacity of flat panel display manufacturing machines to be used to do
5 the subsequent deposition, photolithography, etching and laser crystallization and
6 annealing steps necessary to form said integrated circuit thereon;

7 using flat panel display manufacturing machines to perform the following
8 steps:

9 depositing a layer of insulating material using processing steps
10 performed at temperatures or in a manner which will not exceed the glass
11 transition temperature of said substrate and using chemicals which will not
12 chemically attack or otherwise damage said substrate;

13
14 forming an antenna with one or more terminals on said layer of insulating
15 material deposited in the previous step at a plurality of locations on said substrate
16 by any prior art process such as silk screening or deposition and photolithographic
17 etching accomplished at temperatures below the glass transition temperature of said
18 substrate and using chemicals and/or gases that will not attack or otherwise damage
19 said substrate;

20
21 using flat panel display manufacturing machines to perform the following steps:

22 depositing a layer of pad contact conductor such as metal or silicides
23 by physical vapor deposition (hereafter PVD), chemical vapor deposition
24 (hereafter CVD), PECVD, evaporation or sputtering or some other suitable
25 process and photolithographically etching to form lead line conductors from
26 each antenna terminal to the locations where RF input/output terminals of
27 each corresponding integrated circuit will be formed, said deposition being
28 accomplished at a temperature below the glass transition temperature of said
29 substrate;

PATENT

30 depositing a layer of insulator over all MOS transistor and EEPROM
31 cell locations and etching to form vias through said insulation layer where
32 source and drain contacts are to be formed, said deposition being accomplished
33 by PECVD or some other process which will form an insulator of high enough
34 quality and at a temperature below the glass transition temperature of said
35 substrate using chemicals and/or gases which will not attack or otherwise
36 damage said substrate;

37 depositing a layer of contact metallization conductor such as metal or
38 silicides by physical vapor deposition (hereafter PVD), chemical vapor
39 deposition (hereafter CVD), PECVD, evaporation or sputtering or some other
40 suitable process and photolithographically etching to form lead line
41 conductors to make all necessary source and drain connections from each MOS
42 transistor or EEPROM cell to other devices needed to establish at least part of
43 the connections needed for the functionality of the integrated circuit being
44 formed, said deposition being accomplished at a temperature below the glass
45 transition temperature of said substrate;

46 depositing a layer of amorphous silicon which is between 10 and
47 5000 nanometers thick by sputtering or by plasma enhanced chemical vapor
48 deposition hereafter referred to as PECVD using processing steps performed
49 at temperatures or in a manner which will not exceed the glass transition
50 temperature of said substrate and using chemicals and/or gases which will
51 not chemically attack or otherwise damage said substrate;

52 if higher mobilities or higher ON currents or lower threshold
53 voltages for MOS transistors are needed for the transistors to be formed in
54 said silicon layer than can be achieved in amorphous silicon, crystallizing said
55 silicon layer to polycrystalline or microcrystalline form by pulse annealing
56 the silicon layer with an excimer laser having a 308 nm wavelength using
57 pulse durations of 30 nanoseconds or less full width at half maximum and
58 energy density between 30-600 mJ/cm² per pulse using one or more pulses;

59 masking off areas of said integrated circuit where EEPROM cells, if
60 any, are to be formed, and depositing a layer of gate insulator by PECVD at a

PATENT

6 1 temperature below the glass transition temperature of said substrate, said
6 2 layer having a thickness suitable for thin film metal-oxide-semiconductor
6 3 transistor device operation, typically between 20-500 nanometers thick;

6 4 masking off areas where MOS transistors are being formed to expose
6 5 areas where EEPROM memory cells are to be formed and depositing one or
6 6 more layers of gate insulator to form an insulation layer that is to lie below
6 7 the floating gate, the thickness and materials selected for said one or more
6 8 layers of gate insulator being such as to achieve Fowler-Noordheim
6 9 tunnelling to the floating gate from a channel region at whatever
7 0 programming voltage can be achieved on said integrated circuit, said
7 1 deposition being accomplished by PECVD at a temperature below the glass
7 2 transition temperature of said substrate;

7 3 depositing a layer of gate conductor, typically metal or silicides by
7 4 physical vapor deposition (hereafter PVD), chemical vapor deposition
7 5 (hereafter CVD), PECVD, evaporation or sputtering or some other suitable
7 6 process to form a control gate at the MOS transistor locations and a floating
7 7 gate at the EEPROM cell locations, said deposition being accomplished at a
7 8 temperature below the glass transition temperature of said substrate;

7 9 masking off locations where MOS transistors are being formed to leave
8 0 exposed only locations where EEPROM cells are being formed, and depositing a
8 1 layer of intergate insulator from which will be formed the insulation layer
8 2 between the floating gate and the control gate of each EEPROM cell, said
8 3 deposition being accomplished by PECVD or some other process which will
8 4 form an insulator of high enough quality to prevent charge leakage from said
8 5 floating gate and at a temperature below the glass transition temperature of
8 6 said substrate;

8 7 masking off locations where MOS transistors are being formed to leave
8 8 exposed only locations where EEPROM cells are being formed, and depositing a
8 9 layer of metal or silicide from which the control gate of all EEPROM cells is
9 0 to be formed, said deposition being by PVD, CVD, PECVD, evaporation or

PATENT

91 sputtering or some other suitable process and accomplished at a temperature
92 below the glass transition temperature of said substrate;

93 performing the necessary photolithographic etching to define the gate
94 islands at both said MOS transistor and EEPROM cell locations, said
95 photolithographic etching being accomplished at temperatures below the glass
96 transition temperature of said substrate and using chemicals and/or gases
97 which will not attach or otherwise damage said substrate;

98 doping the source and drain regions of all said MOS transistors and
99 EEPROM cells using the Gas Immersion Laser Doping process or any other
100 suitable doping process which can dope said source and drain regions to
101 suitable conductivity and which crystallizes said amorphous silicon by pulsed
102 laser annealing and which can be accomplished at a temperature below the
103 glass transition temperature of said substrate and using chemicals and/or
104 gases which will not attack or otherwise damage said substrate;

105 photolithographically etching to define the lateral extents of each thin
106 film transistor island at each MOS transistor and EEPROM cell, said
107 photolithographic etching being accomplished at temperatures below the glass
108 transition temperature of said substrate and using chemicals and/or gases
109 which will not attach or otherwise damage said substrate;

110 depositing an insulation layer over all MOS transistors and EEPROM
111 cells and etching vias therethrough for control gate contacts at all MOS
112 transistor and EEPROM cell locations, said deposition being accomplished at
113 temperatures below the glass transition temperature of said substrate and
114 using chemicals and/or gases which will not attack or otherwise damage said
115 substrate;

116 depositing a layer of contact metallization conductor to fill said via
117 holes and cover each MOS transistors and EEPROM cell location and the spaces
118 therebetween, and photolithographically etching the conductor layer to form a
119 contact metallization to connect all the control gates of all MOS transistors
120 and EEPROM cells to other nodes in the circuit to form the rest of the
121 connections necessary to form a desired integrated circuit functionality.

1 16. A process for manufacturing an integrated circuit with MOS and ROM cells
2 formed over an antenna on a substrate comprising:

3 selecting a glass substrate having a large size which is compatible with the
4 substrate size capacity of flat panel display manufacturing machines to be used to do
5 the subsequent deposition, photolithography, etching and laser crystallization and
6 annealing steps necessary to form said integrated circuit thereon;

7 using flat panel display manufacturing machines to perform the following
8 steps:

9 depositing a layer of insulating material which has a thickness and
10 Young's Modulus which are selected in light of the thickness and Young's
11 Modulus of said substrate so as to reduce differential strain at anticipated
12 operating temperatures so as to eliminate or reduce reliability problems
13 using processing steps performed at temperatures or in a manner which will
14 not exceed the glass transition temperature of said substrate and using
15 chemicals which will not chemically attack or otherwise damage said
16 substrate;

17
18 forming an antenna with one or more terminals on said layer of insulating
19 material deposited in the previous step at a plurality of locations on said substrate
20 by any prior art process such as silk screening or deposition and photolithographic
21 etching accomplished at temperatures below the glass transition temperature of said
22 substrate and using chemicals and/or gases that will not attack or otherwise damage
23 said substrate;

24
25 using flat panel display manufacturing machines to perform the following steps:

26 depositing a layer of pad contact conductor such as metal or silicides
27 by physical vapor deposition (hereafter PVD), chemical vapor deposition
28 (hereafter CVD), PECVD, evaporation or sputtering or some other suitable
29 process and photolithographically etching to form lead line conductors from
30 each antenna terminal to the locations where RF input/output terminals of

PATENT

3 1 each corresponding integrated circuit will be formed, said deposition being
3 2 accomplished at a temperature below the glass transition temperature of said
3 3 substrate;

3 4 depositing a layer of insulator over all MOS transistor and ROM cell
3 5 locations and etching to form vias through said insulation layer where source
3 6 and drain contacts are to be formed, said deposition being accomplished by
3 7 PECVD or some other process which will form an insulator of high enough
3 8 quality and at a temperature below the glass transition temperature of said
3 9 substrate using chemicals and/or gases which will not attack or otherwise
4 0 damage said substrate;

4 1 depositing a layer of contact metallization conductor such as metal or
4 2 silicides by physical vapor deposition (hereafter PVD), chemical vapor
4 3 deposition (hereafter CVD), PECVD, evaporation or sputtering or some other
4 4 suitable process and photolithographically etching to form lead line
4 5 conductors to make all necessary source and drain connections from each MOS
4 6 transistor or ROM cell to other devices needed to establish at least part of the
4 7 connections needed for the functionality of the integrated circuit being
4 8 formed, said deposition being accomplished at a temperature below the glass
4 9 transition temperature of said substrate;

5 0 depositing a layer of amorphous silicon which is between 10 and
5 1 5000 nanometers thick by sputtering or by plasma enhanced chemical vapor
5 2 deposition hereafter referred to as PECVD using processing steps performed
5 3 at temperatures or in a manner which will not exceed the glass transition
5 4 temperature of said substrate and using chemicals and/or gases which will
5 5 not chemically attack or otherwise damage said substrate;

5 6 if higher mobilities or higher ON currents or lower threshold
5 7 voltages for MOS transistors are needed for the transistors to be formed in
5 8 said silicon layer than can be achieved in amorphous silicon, crystallizing said
5 9 silicon layer to polycrystalline or microcrystalline form by pulse annealing
6 0 the silicon layer with an excimer laser having a 308 nm wavelength using

PATENT

61 pulse durations of 30 nanoseconds or less full width at half maximum and
62 energy density between 30-600 mJ/cm² per pulse using one or more pulses;
63 masking off areas of said integrated circuit where ROM cells, if any,
64 are to be formed, and depositing a layer of gate insulator by PECVD at a
65 temperature below the glass transition temperature of said substrate, said
66 layer having a thickness suitable for thin film metal-oxide-semiconductor
67 transistor device operation, typically between 20-500 nanometers thick;
68 masking off areas where MOS transistors are being formed to expose
69 areas where ROM memory cells are to be formed and depositing one or more
70 layers of gate insulator to form an insulation layer that is to lie below the
71 floating gate, the thickness and materials selected for said one or more layers
72 of gate insulator being such as to achieve Fowler-Noordheim tunnelling to the
73 floating gate from a channel region at whatever programming voltage can be
74 achieved on said integrated circuit, said deposition being accomplished by
75 PECVD at a temperature below the glass transition temperature of said
76 substrate;
77 depositing a layer of gate conductor, typically metal or silicides by
78 physical vapor deposition (hereafter PVD), chemical vapor deposition
79 (hereafter CVD), PECVD, evaporation or sputtering or some other suitable
80 process to form a control gate at the MOS transistor locations and a floating
81 gate at the ROM cell locations, said deposition being accomplished at a
82 temperature below the glass transition temperature of said substrate;
83 masking off locations where MOS transistors are being formed to leave
84 exposed only locations where ROM cells are being formed, and depositing a
85 layer of intergate insulator from which will be formed the insulation layer
86 between the floating gate and the control gate of each ROM cell, said deposition
87 being accomplished by PECVD or some other process which will form an
88 insulator of high enough quality to prevent charge leakage from said floating
89 gate and at a temperature below the glass transition temperature of said
90 substrate;

PATENT

masking off locations where MOS transistors are being formed to leave exposed only locations where ROM cells are being formed, and depositing a layer of metal or silicide from which the control gate of all ROM cells is to be formed, said deposition being by PVD, CVD, PECVD, evaporation or sputtering or some other suitable process and accomplished at a temperature below the glass transition temperature of said substrate;

performing the necessary photolithographic etching to define the gate islands at both said MOS transistor and ROM cell locations, said photolithographic etching being accomplished at temperatures below the glass transition temperature of said substrate and using chemicals and/or gases which will not attach or otherwise damage said substrate;

doping the source and drain regions of all said MOS transistors and ROM cells using the Gas Immersion Laser Doping process or any other suitable doping process which can dope said source and drain regions to suitable conductivity and which crystallizes said amorphous silicon by pulsed laser annealing and which can be accomplished at a temperature below the glass transition temperature of said substrate and using chemicals and/or gases which will not attack or otherwise damage said substrate;

photolithographically etching to define the lateral extents of each thin film transistor island at each MOS transistor and ROM cell, said photolithographic etching being accomplished at temperatures below the glass transition temperature of said substrate and using chemicals and/or gases which will not attack or otherwise damage said substrate;

depositing an insulation layer over all MOS transistors and ROM cells and etching vias therethrough for control gate contacts at all MOS transistor and ROM cell locations, said deposition being accomplished at temperatures below the glass transition temperature of said substrate and using chemicals and/or gases which will not attack or otherwise damage said substrate;

depositing a layer of contact metallization conductor to fill said via holes and cover each MOS transistors and ROM cell location and the spaces therebetween, and photolithographically etching the conductor layer to form a

PATENT

122 contact metallization to connect all the control gates of all MOS transistors
123 and ROM cells to other nodes in the circuit to form the rest of the connections
124 necessary to form a desired integrated circuit functionality.
125
126